

## IN THE CLAIMS

Please cancel claim 27 without prejudice.

Please amend the following of the claims which are pending in the present application:

1. (Previously presented) A semiconductor device, comprising  
a substrate having a surface,  
a first *pn*-junction defining a first depletion region formed on said substrate at a first depth relative to said surface,  
a second *pn*-junction defining a second depletion region formed on said substrate at a second depth relative to said surface deeper than said first depth,  
a doped, photo-conductive channel formed on said substrate between said first and second *pn*-junctions,  
said first and second depths chosen to generate (i) charge carriers in said first depletion region in response to light of a first wavelength band incident on said surface, (ii) charge carriers in said second depletion region in response to light of a second wavelength band incident on said surface, and (iii) charge carriers in said channel in response to light of a third wavelength band incident on said surface,  
doped drain and source regions on said substrate in communication with said channel;  
first and second electrical interconnects in communication with said source and drain regions, respectively; and

third and fourth electrical interconnects in communication with said first and second *pn*-junctions, respectively;

whereby incident light on said surface at said first, second, and third wavelength bands are detectable through currents through said first, second, third and fourth electrical contacts.

2. (Original) The semiconductor device of claim 1, wherein said first depth is between 0.02 to 0.5 microns and said second depth is between 2 and 10 microns.

3. (Currently amended) The semiconductor device of claim 1 ~~or claim 2~~, wherein said substrate comprises a semiconductor wafer, said channel is epitaxially grown on said wafer.

4. (Currently amended) The semiconductor device of ~~any one of claims 1 to 3~~ claim 1, wherein said electrical interconnects and said surface are on a same side of said substrate.

5. (Currently amended) The semiconductor device of ~~any one of claims 1 to 3~~ claim 1, wherein said first, second and third electrical interconnects and said surface are on a same side of said substrate, and said fourth electrical interconnect is on an opposite side of said substrate.

6. (Currently amended) The semiconductor device of ~~any one of claims 1 to 5~~ claim 1, comprising a top gate region adjoining said channel forming said first *pn*-junction and a bottom gate region adjoining said channel forming said second *pn*-junction, said channel doped of a first conductive type, said gate regions doped of an opposite, second conductive type, thus forming a junction field-effect transistor (JFET) on said substrate.

7. (Original) The semiconductor device of claim 6, wherein said first conductive type is *n*-type, said channel having a doping concentration from about  $1\text{E}14$  to about  $1\text{E}16\text{ cm}^{-3}$ , said top gate region having a doping concentration from about  $1\text{E}16$  to about  $1\text{E}19\text{ cm}^{-3}$ , and said bottom gate region having a doping concentration from about  $1\text{E}14$  to about  $1\text{E}19\text{ cm}^{-3}$ .

8. (Original) The semiconductor device of claim 7, wherein at least one of said source and drain regions is of said first conductive type and has a doping concentration of about  $1\text{E}20\text{ cm}^{-3}$ .

9. (Original) The semiconductor device of claim 8, further comprising a contact region formed on said substrate connecting said bottom gate region to said fourth electrical interconnect, said contact region being of said second conductive type at a concentration of at least  $1\text{E}19\text{ cm}^{-3}$ .

10. (Currently amended) The semiconductor device of ~~any one of claims 6 to 9~~ claim 6, further comprising a top region of said first conductive type formed on said substrate between said surface and said top gate region, thus forming a third *pn*-junction defining a third depletion region at a third depth relative to said surface, and an electrical interconnect in communication with said third depletion region for detecting a current therefrom.

11. (Currently amended) The semiconductor device of ~~any one of claims 6 to 9~~ claim 6, further comprising an additional top gate region of said second conductive type formed on said substrate adjoining said channel, thus forming a third *pn*-junction defining a third depletion region, and an electrical interconnect in communication with said third depletion region for detecting a current therefrom.

12. (Original) The semiconductor device of claim 11, wherein said top gate regions have different doping concentrations.

13. (Original) The semiconductor device of claim 11, wherein said third *pn*-junction is at a depth relative to said surface less than said first depth.

14. (Currently amended) The semiconductor device of ~~any one of claims 6 to 13~~ claim 6, wherein said channel comprises a buried region adjoining said bottom

gate region forming said second *pn*-junction, said buried region having a doping concentration higher than that of said bottom gate region so that said second depletion region mainly develops within said bottom gate region.

15. (Currently amended) The semiconductor device of ~~any one of claims 6 to 14~~ claim 6, wherein said top gate region comprises a central region and a protective ring region around a periphery of said central region, said protective ring region having a higher doping concentration and being thicker than said central region.

16. (Currently amended) The semiconductor device of ~~any one of claims 6 to 15~~ claim 6, wherein said JFET is a first FET, and further comprising a second FET having a source, a drain, a channel of said second conductive type, and a gate of said first conductive type, said source region of said first FET connected to said source of said second FET, said drain region of said first FET being connected to said gate of said second FET, said drain of said second FET being connected to a gate region of said first FET, thus forming a dual-FET device.

17. (Original) The semiconductor device of claim 16, wherein said FET is a JFET or a depletion-metal-oxide semiconductor FET (d-MOSFET).

18. (Currently amended) The semiconductor device of ~~any one of claims 6 to 17~~ claim 6, further comprising (i) one or more regions of alternating conductive types

formed on said substrate extending from said bottom gate region away from said surface, thus forming one or more additional *pn*-junctions at different depths relative to said surface and forming one or more additional channels each between two adjacent *pn*-junctions; (ii) additional doped drain and source regions on said substrate in communication with each one of said one or more additional channels, respectively; and (iii) additional electrical interconnects in communication with said additional one or more *pn*-junctions and said one or more channels, wherein said different depths are chosen to generate charge carriers in response to light of different wavelength bands incident on said surface respectively in said one or more regions, whereby incident light on said surface of said different wavelength bands are detectable through said additional source and drain regions, and said additional electrical interconnects.

19. (Previously presented) A semiconductor device, comprising
- a substrate having a surface;
  - a doped, photo-conductive channel of a first conductive type formed on said substrate beneath said surface, said channel having a bottom at a first depth relative to said surface,
  - doped drain and source regions formed on said substrate beneath said surface in communication with said channel, said source region having a bottom at a second depth relative to said surface, said drain region having a bottom at a third depth relative to said surface;

a doped gate region of an opposite, second conductive type formed on said substrate beneath and adjoining said channel and said source and drain regions, thus forming a *pn*-junction defining a depletion region;

said first depth chosen to generate charge carriers in said channel in response to light of a first wavelength band incident on said surface,  
said second depth chosen to generate charge carriers in said depletion region proximate said bottom of said source region in response to light of a second wavelength band incident on said surface;

said third depth chosen to generate charge carriers in said depletion region proximate said bottom of said drain region in response to light of a third wavelength band incident on said surface;

first and second electrical interconnects in communication with said source and drain regions, respectively;

a third electrical interconnect in communication with said *pn*-junction;

whereby incident light on said surface at said first, second, and third wavelength bands are detectable through currents through said first, second, and third electrical interconnects.

20. (Original) The semiconductor device of claim 19, wherein said first depth is from 0.05 to 0.5 microns, said second depth is from 0.3 to 2 microns and said third depth is from 2 to 10 microns.

21. (Currently amended) The semiconductor device of claim 19 ~~or claim 20~~, wherein said first conductive type is *n*-type, said channel has a doping concentration of from about  $1\text{E}15$  to about  $1\text{E}19\text{ cm}^{-3}$ , said source and drain regions having a doping concentration of about  $1\text{E}20\text{ cm}^{-3}$ , and said gate region having a doping concentration from about  $1\text{E}14$  to about  $1\text{E}15\text{ cm}^{-3}$ .

22. (Currently amended) The semiconductor device of ~~any one of claims 19 to 21~~ claim 19, further comprising one or more contact regions of said first conductive type formed within said channel distributed between said drain and source regions, said one or more contact regions having a higher doping concentration than said channel, and an electrical interconnect in contact with each one of said one or more contact regions for detecting an output signal therefrom.

23. (Currently amended) The semiconductor device of ~~any one of claims 19 to 21~~ claim 19, wherein a sub-region in said gate region adjoining said channel comprises a buried layer having a higher doping concentration than said channel so as to limit extension of said depletion region into said gate region.

24. (Currently amended) The semiconductor device of ~~any one of claims 19 to 21~~ claim 19, further comprising an oxide layer in contact with said channel and said drain region, a metal layer formed on said oxide layer thus forming a metal-



oxide-semiconductor (MOS) gate, and an electrical interconnect in communication with said metal layer for detecting a current therefrom.

25. (Original) The semiconductor device of claim 19, further comprising an additional doped channel beneath said gate region and an additional doped gate region beneath said additional channel, doped source and drain regions in communication with said additional channel and an electrical interconnect in communication with said additional gate region for detecting currents therefrom respectively.

26. (Original) The semiconductor device of claim 25, further comprising source and drain regions in communication with said gate region between said channels for detecting a current between said source and drain regions through said gate region.

27. (Cancelled)

28. (Currently amended) A photo-sensing device comprising a plurality of photo-sensing units, each unit being a semiconductor device of ~~any one of claims 1 to 27~~ claim 1.

29. (Original) The photo-sensing device of claim 28, wherein two or more of said plurality of photo-sensing units share either a common source region or a common gate region, or both.

30. (Currently amended) The photo-sensing device of claim 28 ~~or claim 29~~, wherein said plurality of photo-sensing units form a pattern for imaging.

31. (Original) The photo-sensing device of ~~any one of claims 28 to 30~~ claim 28, wherein two or more of said photo-sensing units are stacked one below another.

32. (Previously presented) A method of photo-sensing comprising:  
    biasing a junction field effect transistor (JFET) to generate  
    a conducting channel between a source and a drain of said JFET, said  
conducting channel having an absorption section below a light-transmitting  
surface of said JFET, said absorption section having a pre-determined photo-  
conductivity spectral response, and  
    at least two depleted regions below said light-transmitting surface, each  
having a photo-electric spectral response peaking at a distinct, pre-determined  
wavelength;  
    illuminating said light-transmitting surface with light;  
    sensing an output signal derived from said channel indicative of the intensity  
of light absorbed therein; and

for each particular one of said depleted regions, sensing an output signal derived from said particular depleted region indicative of the intensity of light absorbed therein.

33. (Original) The method of claim 32, wherein said one or more depleted regions comprise two depleted regions at different depths below said light-transmitting surface.

34. (Currently amended) The method of claim 32 ~~or claim 33~~, wherein said sensing an output signal comprises sensing a current.

35. (Original) The method of claim 34, wherein said sensing an output signal comprises sensing a drain-source current from said drain to said source through said conducting channel, and said sensing an output signal derived from said particular depleted region comprises sensing a gate current from a gate in contact with said particular depleted region.

36. (Currently amended) The method of claim 35, wherein said sensing a drain-source current comprises:

sensing a drain-source photo-induced current variation based on: sensing a drain current from said drain during said illuminating, obtaining a quiescent drain-source current, and calculating said photo-induced drain-source current

variation by subtracting from said drain current said quiescent drain-source current and the sum of said gate currents[[],].

37. (Previously presented) The method of claim 36, wherein obtaining a quiescent drain-source current comprises sensing a quiescent source current from said source and a quiescent drain current from said drain without illuminating said light-transmitting surface and calculating said quiescent drain-source current by subtracting said quiescent source current from said quiescent drain current.

38. (Previously presented) The method of claim 35, further comprising:  
sensing a quiescent source current from said source regions in dark conditions,  
sensing a source current from said source regions during said illuminating,  
and  
calculating said photo-induced drain-source current variation by subtracting from said source current said quiescent source current.

39. (Currently amended) The method of ~~any one of claims 32 to 38~~ claim 32, wherein said pre-determined wavelengths are selected such that a plurality of different spectral components of said light can be determined from said output signals.

40. (Original) The method of claim 39, wherein said plurality of spectral components comprise a blue component, a green component and a red component.

41. (Original) The method of claim 40, wherein said blue component covers wavelengths below about 500 nm, said green component covers wavelengths from about 500 to about 600 nm, said red component covers wavelengths above about 600 nm.